Case 3:07-cv-02638-JSW Document 61-2 Filed 11/06/2007 Page 1 of 42

EXHIBIT 1

MORGAN, LEWIS &
BOCKIUS LLP
ATTORNEYS AT LAW
SAN FRANCISCO

C 07-2638 JSW

1-PA/3662704.

AOS'S PRELIMINARY INFRINGEMENT CONTENTIONS

Plaintiffs and Counterdefendants Alpha & Omega Semiconductor, Ltd. and Alpha & Omega Semiconductor, Inc. (collectively, "AOS") hereby provide the following disclosures pursuant to Patent Local Rules 3-1 and 3-2.

As an initial matter, AOS notes that under the schedule set by the Court and the parties in this matter, AOS is providing this disclosure prior to receiving documents, interrogatory responses, or any other discovery from Fairchild Semiconductor Corp. ("Fairchild").

Accordingly, AOS reserves the right to supplement these disclosures as it obtains discovery from Fairchild or as otherwise permitted under the applicable rules.

I. Patent Local Rule 3-1 Disclosures

A. Identification of Infringed Claims of the Patents-In-Suit

In this litigation, AOS currently asserts that Defendant and Counterclaimant Fairchild Semiconductor Corp. ("Fairchild") infringes claim 7 of U.S. Patent No. 5,767,567 ("the '567 patent") and claims 1-6, 10, 11, 13, 15, 16, and 25-28 of U.S. Patent No. 5,907,776 ("the '776 patent").

B. Identification of Accused Instrumentalities

1. '567 Patent

Based on the information available to date, the Accused Instrumentalities that infringe the '567 patent include products and methods. Such products include without limitation each of the following Fairchild products, and all other Fairchild products employing a corresponding design: FDS6982S, FDS6675, FDS4435, and FDS8884 (collectively "Accused '567 Patent Products"). Such methods include without limitation the methods that are used to manufacture the Accused '567 Patent Products (collectively "Accused '567 Patent Methods"). AOS reserves the right to supplement and/or amend this identification after receiving discovery from Fairchild, and as permitted under the applicable rules.

2. '776 Patent

Based on the information available to date, the Accused Instrumentalities that infringe the '776 patent include without limitation the methods that are used to manufacture the following Fairchild products, and all other Fairchild products employing a corresponding design:

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

FDP047AN08A0, FDS4435BZ, FDP3652, and FDS6675BZ (collectively "Accused '776 Patent Products and "Accused '776 Patent Methods"). AOS reserves the right to supplement and/or amend this identification after receiving discovery from Fairchild, and as permitted under the applicable rules.

C. Claim Charts

Charts demonstrating the application of the asserted claims to the Accused Instrumentalities are attached as Exhibits A and B.

D. Identification of Type of Infringement

AOS believes that the Accused '567 Patent Products, Accused '776 Patent Products (collectively, "Accused Fairchild Products") and Accused '576 Patent Methods and Accused '776 Patent Methods (collectively, "Accused Fairchild Methods") identified in the preceding sections literally infringe claim 7 of the '567 patent and each of claims 1-6, 10, 11, 13, 15, 16, and 25-28 of the '776 patent. Even if a judge or jury were to conclude that an element of an asserted claim is not literally present in the Accused Products, or is not literally a step or combination of steps of the Accused Methods, AOS believes that the Accused Fairchild Products and Accused Fairchild Methods would still infringe each of those claims under the doctrine of equivalents because the Accused Fairchild Products and Accused Fairchild Methods would still include, at a minimum, an equivalent to each element of each asserted claim.

E. Identification of Priority Dates

AOS believes, at the present time, that none of the asserted claims of the '567 or '776 patents are entitled to claim priority to an earlier application.

F. AOS Products That Incorporate or Reflect the Claimed Inventions

See Exhibit C for a list of AOS products that practice the claimed inventions.

II. Patent Local Rule 3-2 Document Production

Concurrently with the service of this disclosure, AOS has produced documents pursuant to Patent L.R. 3-2.

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

	Case 3:07-cv-02638-JSW	Document 61-2 Filed 11/06/2007 Page 5 of 42			
1	Dated: August 31, 2007	2007 MORGAN, LEWIS & BOCKIUS LLP			
2					
3		By: /s/ Daniel Johnson, Jr. Daniel Johnson, Jr.			
4		Daniel Johnson, Jr. Attorneys for Plaintiffs and Counterdefendants ALPHA & OMEGA SEMICONDUCTOR, LTD. AND ALPHA & OMEGA SEMICONDUCTOR,			
5		AND ALPHA & OMEGA SEMICONDUCTOR, INC.			
6		III.			
7					
8					
9	·				
10					
11					
12		·			
13					
14					
15					
16					
17					
18	·				
19					
20					
21					
22					
23					
24	:				
25					
26					
27					
28 wis & LP		3 PLAINTIFFS' & COUNTERDEFENDANTS'			
L n w CO		INITIAL DISCLOSURES			

EXHIBIT A - U.S. Patent No. 5,907,776

Claim 1	Accused '776 Patent Methods		
1. A method of forming a	AOS does not express a position at this time as to whether the		
semiconductor structure	preamble of this claim limits the claim's scope. Nevertheless, AOS		
comprising the steps of:	identifies here those aspects of the Accused '776 Patent Methods		
	that correspond to the preamble.		
	The Accused '776 Patent Methods are methods of forming a semiconductor structure.		
(a) providing a substrate having a	The Accused '776 Patent Methods include the step of forming a		
major surface;	substrate. The resulting substrate has a top surface.		
	1		
(b) forming at least one trench in	The Accused '776 Patent Methods include the step of forming at		
said substrate;	least one trench gate in the aforementioned substrate.		
(c) forming a body region of a	The Accused '776 Patent Methods include the step of forming a		
first conductivity type in said	body region in the aforementioned substrate. The resulting body		
substrate,	region is of a particular conductivity type.		
said body region having a	The resulting body region also has a diffusion boundary in the aforementioned substrate.		
diffusion boundary in said substrate;	atorementioned substrate.		
(d) forming a source region of a	The Accused '776 Patent Methods include the step of forming a		
second conductivity type in said	source region in the aforementioned body region. The resulting		
body region; and	source region is of a different conductivity type from the body		
coay region, and	region.		
(e) compensating a portion of said	The Accused '776 Patent Methods include the step of compensating		
body region by implanting	a portion of the aforementioned body region. This step includes at		
material of said second	least implanting dopants of the same conductivity type as the		
conductivity type in said body	aforementioned source region.		
region,			
said portion being proximal to	The compensated portion of the body region is near the source		
said source region and spaced	region but away from the aforementioned diffusion boundary and		
from said diffusion boundary of	the aforementioned top surface of the substrate.		
said body region and said major			
so as to reduce the impurity			
concentration of said first			
conductivity type in said portion of said body region.			
or said body region.			

Claim 2	Accused '776 Patent Methods	
2. The method of forming a semiconductor structure as set forth in claim 1 further including	Those of the Accused '776 Patent Methods used to manufacture Fairchild's N-channel products include the step of filling at least one trench with N-type material.	
filling said at least one trench with N-type material.		

Claim 3	Accused '776 Patent Methods
3. The method of forming a semiconductor structure set forth in claim 1 wherein step (a) includes providing a base substrate of said second conductivity type and forming an epitaxial layer of said second conductivity type above said base substrate.	In the Accused '776 Patent Methods, the aforementioned step of forming a substrate includes the steps of (1) providing a base substrate of the same conductivity type as the aforementioned source region and (2) forming an epitaxial layer of the same conductivity type as the source region above the base substrate.

Claim 4	Accused '776 Patent Methods
4. The method of forming a semiconductor structure as set forth in claim 1 wherein step (c) includes the substeps of ion implanting material of said body region in said substrate and thereafter diffusing said material of said body region in said substrate.	In the Accused '776 Patent Methods, the aforementioned step of forming a body region includes the steps of ion implanting dopants and subsequently diffusing the dopants in the aforementioned substrate.

Claim 5	Accused '776 Patent Methods
5. The method of forming a semiconductor structure as set forth in claim 1 wherein step (d) includes the substeps of ion implanting material of said source region in said substrate and thereafter diffusing said material of said source region in said body region.	In the Accused '776 Patent Methods, the aforementioned step of forming a source region includes the steps of ion implanting dopants and subsequently diffusing the dopants in the aforementioned body region.

Claim 6	Accused '776 Patent Methods
6. The method of forming a	In the Accused '776 Patent Methods, the aforementioned step of
semiconductor structure as set	compensating a portion of the body region includes the step of ion
forth in claim 5 wherein step (e)	implanting dopants of the same conductivity type as the
includes ion implanting material	aforementioned source region at a distance away from the source
of said second conductivity type	region.
in said body region at a	
predetermined distance from said	
source region.	

Claim 10	Accused '776 Patent Methods
10. The method of forming a semiconductor structure as set forth in claim 1 further comprising forming a gate region formed of material of N-type conductivity dielectrically separated from said body region.	Those of the Accused '776 Patent Methods used to manufacture Fairchild's N-channel products further include the step of forming a gate region of N-type material. The resulting gate region is dielectrically separated from the aforementioned body region.

Claim 11	Accused '776 Patent Methods
11. The method of forming a	In the Accused '776 Patent Methods used to manufacture
semiconductor structure as set	Fairchild's N-channel products, the first conductivity type, which is
forth in claim 1 wherein said first	the conductivity type of the resulting body region, is of N-type
conductivity type is of N-type and	conductivity; the second conductivity type, which is the
said second conductivity is of P-	conductivity type of the resulting source region, is of P-type
type.	conductivity.

Claim 13	Accused '776 Patent Methods
13. A method of forming a semiconductor structure having a trench gate with a gate threshold voltage, said method comprising the steps of:	AOS does not express a position at this time as to whether the preamble of this claim limits the claim's scope. Nevertheless, AOS identifies here those aspects of the Accused '776 Patent Methods that correspond to the preamble. The Accused '776 Patent Methods are methods of forming a semiconductor structure.
(a) providing a substrate having a major surface;	The Accused '776 Patent Methods include the step of forming a substrate. The resulting substrate has a top surface.
(b) forming a body region of a first conductivity type in said substrate,	The Accused '776 Patent Methods include the step of forming a body region in the aforementioned substrate. The resulting body region is of a particular conductivity type.
said body region having a diffusion boundary in said substrate;	The resulting body region also has a diffusion boundary in the aforementioned substrate.
(c) forming a source region of a second conductivity type in said body region; and	The Accused '776 Patent Methods include the step of forming a source region in the aforementioned body region. The resulting source region is of a different conductivity type from the body region.
(d) compensating a portion of said body region by implanting material of said second conductivity type in said body region	The Accused '776 Patent Methods include the step of compensating a portion of the aforementioned body region. This step includes at least implanting dopants of the same conductivity type as the aforementioned source region.
adjacent to said source region and spaced from said diffusion boundary of said body region and	The compensated portion of the body region is near the source region but away from the aforementioned diffusion boundary and the aforementioned top surface of the substrate.

Case 3:07-cv-02638-JSW	Document 61-2	Filed 11/06/2007	Page 9 of 42	
major surface such that the				

said major surface such that the	·	
impurity concentration of said		
portion of said body region is		
substantially reduced so as to		
decrease the gate threshold	·	
voltage of said trench gate.		

Claim 15	Accused '776 Patent Methods
15. The method of forming a	In the Accused '776 Patent Methods, the aforementioned step of
semiconductor structure as set	compensating a portion of the body region includes the step of ion
forth in claim 13 wherein step (d)	implanting dopants of the same conductivity type as the
includes ion implanting material	aforementioned source region at a distance away from the source
of said second conductivity type	region.
in said body region at a	
predetermined distance from said	
source region.	

Claim 16	Accused '776 Patent Methods
16. The method for forming a	In the Accused '776 Patent Methods, the aforementioned step of
semiconductor structure as set	compensating a portion of the body region includes the step of
forth in claim 15 wherein step (d)	diffusing the compensated portion of the body region.
further including diffusing said	,
compensated portion of said body	
region in said body region.	

Claim 25	Accused '776 Patent Methods
25. A method of forming a semiconductor structure having a gate with a gate threshold voltage, said method comprising the steps of:	AOS does not express a position at this time as to whether the preamble of this claim limits the claim's scope. Nevertheless, AOS identifies here those aspects of the Accused '776 Patent Methods that correspond to the preamble. The Accused '776 Patent Methods are methods of forming a semiconductor structure.
(a) providing a substrate having a major surface;	The Accused '776 Patent Methods include the step of forming a substrate. The resulting substrate has a top surface.
(b) forming at least one trench in said substrate extending from said major surface;	The Accused '776 Patent Methods include the step of forming at least one trench in the aforementioned substrate. The resulting trench extends from the top surface of the aforementioned substrate.
(c) forming a body region of a first conductivity type in said substrate	The Accused '776 Patent Methods include the step of forming a body region in the aforementioned substrate. The resulting body region is of a particular conductivity type.
to a diffusion boundary extending from said major surface;	The resulting body region also has a diffusion boundary to which it extends in the substrate from the aforementioned top surface of the substrate.
(d) forming a source region of a	The Accused '776 Patent Methods include the step of forming a

second conductivity type in said body layer extending from said major surface; and	source region in the aforementioned body region. The resulting source region is of a different conductivity type from the body region. The resulting source region also extends from the aforementioned top surface of the substrate.
(e) compensating a portion of said body region by implanting material of said second conductivity type in said body region	The Accused '776 Patent Methods include the step of compensating a portion of the aforementioned body region. This step includes at least implanting dopants of the same conductivity type as the aforementioned source region.
adjacent to said source region and spaced from said diffusion boundary of said body layer and said major surface such that the conductivity of said portion of said body region is substantially reduced so as to decrease the gate threshold voltage of said gate.	The compensated portion of the body region is near the source region but away from the aforementioned diffusion boundary and the aforementioned top surface of the substrate.

Claim 26	Accused '776 Patent Methods
26. The method of forming a	In the Accused '776 Patent Methods, the aforementioned step of
semiconductor structure as set	forming at least one trench includes the steps of lining the at least
forth in claim 25 wherein step (b)	one trench with insulating material and subsequently filling the at
includes the substep of lining said	least one trench with conductive material.
trenches with insulating material	
and followed by another substep	
of filing said trenches with	
conductive material.	

Claim 27	Accused '776 Patent Methods
27. The method of forming a semiconductor structure as set forth in claim 26 wherein said conductive material is a N-type material.	In the Accused '776 Patent Methods used to manufacture Fairchild's N-channel products, the aforementioned conductive material with which the at least one trench is filled is an N-type material.

Claim 28	Accused '776 Patent Methods
28. The method of forming a	In the Accused '776 Patent Methods, the aforementioned step of
semiconductor structure as set	compensating a portion of the body region includes the step of ion
forth in claim 25 wherein step (e)	implanting dopants of the same conductivity type as the
includes ion implanting material	aforementioned source region at a distance away from the source
of said second conductivity type	region.
in said body region at a	
predetermined distance from said	
source region.	·

Case 3:07-cv-02638-JSW Document 61-2 Filed 11/06/2007 Page 11 of 42

EXHIBIT B - U.S. Patent No. 5,767,567

Claim 7	Accused '567 Patent Methods
7. A method to configure a source contact area on a power MOSFET device by dividing said source contact areas with several gate runners disposed thereon, said	AOS does not express a position at this time as to whether the preamble of this claim limits the claim's scope. Nevertheless, AOS identifies here those aspects of the Accused '567 Patent Methods that correspond to the preamble.
method including steps of:	The Accused '567 Patent Methods are used to configure at least one source contact area on a power MOSFET integrated circuit ("IC") device. The Accused '567 Patent Methods include dividing the at least one source contact area with one or more gate runners.
(a) determining a total number of lead wires for connecting to a lead frame from said source contact area on said MOSFET power device; and	The Accused '567 Patent Methods include the step of determining a total number of lead wires for connecting to the at least one lead frame from a given source contact area.
(b) configuring said gate runners for dividing said source contact area into several sub-contact areas with a set of area proportional ratios for disposing several of said lead wires in each of said sub-contact areas according to said set of area proportional ratios.	The Accused '567 Patent Methods include the step of dividing the source contact area with the one or more gate runners into two or more subsections. The subsections of the source contact area are divided so that they are of proportional ratios for disposing the lead wires in accordance with the ratios.

EXHIBIT C

AOS Products Practicing the Claimed Inventions (by Part Number)

AO4407	
AO4407	
AO4407L	
AO4409	•
AO4409-BD	
AO4409L	
AO4410-BD	
AO4410-BD	
AO4411-BD	
AO4411-BD	
AO4411-BD	
AO4411L-BD	
AO4413-BD	
AO4413-BD	
AO4413L-BD	
AO4413L-BD	
AO4415-BD	
AO4415-BD	
AO4415-BD	
AO4415L-BD	
AO4417-BD	
AO4417-BD	
AO4417-BD	
AO4418A 100-BD	
AO4418-BD	
AO4418-BD	
AO4418-BD	
AO4418L-BD	
AO4421-BD	
AO4421L-BD	
AO4422A-BD	
AO4422A-BD	
AO4422A-BD	
AO4422AL	
AO4422-BD	
AO4422-BD	
AO4422-BD	
AO4422-BD	
AO4422L-BD	
AO4423-BD	
AO4423L-BD	
A()///2X_RI)	
AO4428-BD	
AO4428-BD	
AO4428-BD AO4429-BD	
AO4428-BD	

AO4430 AO4430A 100-BD AO4430-BD AO4430-BD AO4430-BD AO4430-BD AO4430L-BD AO4431-BD AO4431-BD AO4431-BD AO4436-BD AO4438-BD AO4438-BD AO4438L-BD AO4439-BD AO4439-BD AO4439-BD AO4439L-BD AO4446-BD AO4446-BD AO4446-BD AO4447-BD AO4449 100-BD AO4449-BD AO44451 100-BD AO44451-BD AO4556 100-BD AO4456-BD AO4462 100-BD AO4462-BD AO4468-BD AO4468 100-BD AO4468-BD AO4470 100-BD AO4470-BD AO4472 100-BD AO4472-BD AO4474 100-BD AO4474-BD AO4476 100-BD AO4476-BD AO4702-BD AO4702-BD AO4702L-BD AO4703-BD AO4705-BD

AO4706 100-BD AO4706-BD AO4707-BD AO4708 100-BD AO4708-BD AO4709-BD AO4709-BD AO4709-BD AO4716 100-BD AO4716-BD AO4718 100-BD AO4718-BD AO4726 100-BD AO4818B 100-BD AO4818B-BD AO4818-BD AO4818-BD AO4818L-BD AO4822 100-BD AO4822A-BD AO4822A-BD AO4822AL-BD AO4822-BD AO4822L-BD AO4824L-BD AO4912-BD AO4912L-BD AO4916A-BD AO4916-BD AO4916L-BD AO4918A-BD AO4918AL-BD AO4918-BD AO4918L-BD AO4930 100-BD AO4930-BD AO4932 100-BD AO4932-BD AO4938 100-BD AO4938-BD AOD402-BD AOD402L-BD AOU405L-BD

CERTIFICATE OF SERVICE

2

3

4

1

I am employed in the City of Palo Alto, County of Santa Clara, State of California, I am over the age of 18 years and not a party to the within action. My business address is 2 Palo Alto Square, 3000 El Camino Real, Palo Alto, California 94306. On August 31, 2007, I caused copies of the attached document(s) described as follows:

5 6

PLAINTIFFS' AND COUNTERDEFENDANTS' DISCLOSURE OF ASSERTED CLAIMS AND PRELIMINARY INFRINGEMENT CONTENTIONS PURSUANT TO PATENT L.R. 3-1

7

to be served on:

8

Eric P. Jacobs, Esq.

9

TOWNSEND & TOWNSEND

10

2 Embarcadero Center, 8th Floor San Francisco, CA 94111

Tel:

415.576.0200 Fax: 415.576.0300

11 12

(BY OVERNIGHT DELIVERY) I caused each such envelope to the addressee(s) noted above, with charges fully prepaid, to be sent by overnight delivery from Palo Alto, California. I am readily familiar with the practice of Morgan, Lewis & Bockius LLP for collection and processing of correspondence for overnight delivery, said practice being that in the ordinary course of business, mail is placed with the overnight delivery service on the same day as

13 14

15

16

17

18

19

20

21

22

23 24

25

27

26

it is placed for collection.

BY ELECTRONIC MAIL) The person whose name is noted below caused to be transmitted by electronic mail each such document to the addressee(s) noted above.

X (BY FIRST CLASS MAIL) I caused each such envelope to the addressee(s) noted above, with postage thereon fully prepaid, to be placed in the United States mail in Palo Alto, California. I am readily familiar with the practice of Morgan, Lewis & Bockius LLP for collection and processing of correspondence for mailing, said practice being that in the ordinary course of business mail is deposited in the United States Postal Service the same date as it is placed for collection; and

(BY FACSIMILE) The person whose name is noted below caused to be transmitted by facsimile each such document to the addressee(s) noted above: and

(BY PERSONAL SERVICE) The person whose name is noted below caused to be delivered by hand each such envelope to the addressee(s) noted above.

I declare under penalty of perjury under the laws of the State of California that the foregoing is true and correct. Executed at Palo Alto, California, on August 31, 2007.

Ahren Hoffman

MORGAN, LEWIS & BOCKIUS LLP ATTORNEYS AT LAW SAN FRANCISCO

EXHIBIT 2

1	MORGAN, LEWIS & BOCKIUS LLP Daniel Johnson, Jr. (State Bar No. 57409)	•
2	Brett M. Schuman (State Bar No. 189247) Amy M. Spicer (State Bar No. 188399)	
3	One Market, Spear Street Tower San Francisco, CA 94105-1126	
4	Tel: 415.442.1000 Fax: 415.442.1001	
5	djjohnson@morganlewis.com	
6	bschuman@morganlewis.com aspicer@morganlewis.com	
7	MORGAN, LEWIS & BOCKIUS LLP Andrew J. Wu (State Bar No. 214442)	
8	Ahren C. Hoffman (State Bar No. 250469)	
9	2 Palo Alto Square 3000 El Camino Real, Suite 700	
10	Palo Alto, CA 94306-2122 Tel: 650.843.4000	
11	Fax: 650.843.4001 awu@morganlewis.com	
12	ahoffman@morganlewis.com	ta
13	Attorneys for Plaintiffs and Counterdefendan ALPHA & OMEGA SEMICONDUCTOR, L	TD.
14	ALPHA & OMEGA SEMICONDUCTOR, II	NC.
15	INITED STAT	ES DISTRICT COURT
16	=	TRICT OF CALIFORNIA
17		
18	SAN FRAN	ICISCO DIVISION
19	AV DVIA O OVECA GENERACIONEDISCEOD	C N C 07 2629 ISW
20	ALPHA & OMEGA SEMICONDUCTOR, LTD., a Bermuda corporation; and	Case No. C 07-2638 JSW (Consolidated with Case No. C-07-2664 JSW)
21	ALPHA & OMEGA SEMICONDUCTOR, INC., a California corporation,	DY A INTERIOR A NID
22	Plaintiffs and Counterdefendants,	PLAINTIFFS' AND COUNTERDEFENDANTS'
23	V.	SUPPLEMENTAL DISCLOSURE OF ASSERTED CLAIMS AND
24	FAIRCHILD SEMICONDUCTOR	PRELIMINARY INFRINGEMENT CONTENTIONS PURSUANT TO PATENT
25	CORP., a Delaware corporation,	L.R. 3-1
26	Defendant and Counterclaimant.	
27	AND RELATED COUNTERCLAIMS.	
28		

MORGAN, LEWIS & BOCKIUS LLP ATTORNEYS AT LAW SAN FRANCISCO

AOS'S PRELIMINARY INFRINGEMENT CONTENTIONS

1 2

3 4

5

6 7

8 9

10

11 12

13

14 15

16

17

18

19 20

21

22 23

24

25

26

27

28 IORGAN, LEWIS & BOCKIUS LLP

SAN FRANCISCO

Plaintiffs and Counterdefendants Alpha & Omega Semiconductor, Ltd. and Alpha & Omega Semiconductor, Inc. (collectively, "AOS") hereby provide the following supplemental disclosures for U.S. Patent Nos. 5,767,567 ("the '567 patent") and 5,907,776 ("the '776 patent") pursuant to Patent Local Rules 3-1 and 3-2.

As an initial matter, AOS notes that under the schedule set by the Court and the parties in this matter, AOS is providing this disclosure while discovery from Defendant and Counterclaimant Fairchild Semiconductor Corp. ("Fairchild") is still in its early stages. Accordingly, AOS reserves the right to supplement these disclosures as it obtains further discovery from Fairchild or as otherwise permitted by the Court or the applicable rules.

<u>I.</u> Patent Local Rule 3-1 Disclosures

Identification of Infringed Claims of the Patents-In-Suit A.

In this litigation, AOS asserts that Fairchild infringes claim 7 of the '567 patent and claims 1-6, 10, 11, 13, 15, 16, and 25-28 of the '776 patent. AOS further asserts that Fairchild infringes U.S. Patent No. 5,930,630 ("the '630 patent"). These disclosures concern the '567 and '776 patents only. AOS will serve disclosures for the '630 patent in accordance with the timeline set by the Court or the applicable rules.

B. **Identification of Accused Instrumentalities**

1. '567 Patent

Based on the information available to date, the Accused Instrumentalities that infringe the '567 patent include without limitation the methods that are used to manufacture the following Fairchild products, and all other Fairchild products employing a corresponding design: FDS6982S, FDS6675, FDS4435, and FDS8884 (collectively, "Accused '567 Patent Products" and "Accused '567 Patent Methods"). AOS reserves the right to supplement and/or amend this identification after receiving discovery from Fairchild, and as permitted under the applicable rules.

2. '776 Patent

Based on the information available to date, the Accused Instrumentalities that infringe the '776 patent include without limitation the methods that are used to manufacture the following

Case 3:07-cv-02638-JSW Fairchild products, and all other Fairchild products employing a corresponding design: FDP047AN08A0, FDS4435BZ, FDP3652, and FDS6675BZ (collectively, "Accused '776 Patent Products" and "Accused '776 Patent Methods"). AOS reserves the right to supplement and/or amend this identification after receiving discovery from Fairchild, and as permitted under the applicable rules. C. Claim Charts Charts demonstrating the application of the asserted claims to the Accused Instrumentalities are attached as Exhibits A and B. D. **Identification of Type of Infringement** AOS believes that the Accused '567 Patent Products and Accused '776 Patent Products (collectively, "Accused Fairchild Products"), and the Accused '576 Patent Methods and Accused '776 Patent Methods (collectively, "Accused Fairchild Methods"), identified in the preceding sections literally infringe claim 7 of the '567 patent and each of claims 1-6, 10, 11, 13, 15, 16, and 25-28 of the '776 patent. Even if a judge or jury were to conclude that an element of an asserted claim is not literally present in the Accused Products, or is not literally a step or combination of steps of the Accused Methods, AOS believes that the Accused Fairchild Products and Accused Fairchild Methods would still infringe each of those claims under the doctrine of equivalents because the Accused Fairchild Products and Accused Fairchild Methods would still include, at a

E. **Identification of Priority Dates**

minimum, an equivalent to each element of each asserted claim.

AOS believes, at the present time, that none of the asserted claims of the '567 or '776 patents are entitled to claim priority to an earlier application.

F. **AOS Products That Incorporate or Reflect the Claimed Inventions** See Exhibit C for a list of AOS products that practice claim 7 of the '567 patent.

II. **Patent Local Rule 3-2 Document Production**

AOS has previously produced documents pursuant to Patent L.R. 3-2.

27 28

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

	0.000 0.000 0.000	2004.1101.101.1104.117.00/2007 1 ago 10 01 12
1	Dated: October 19, 2007	MORGAN, LEWIS & BOCKIUS LLP
2		
3		By: Auher J-Mr
4		Andrew J. Wu Attorneys for Plaintiffs and Counterdefendants
5		Attorneys for Plaintiffs and Counterdefendants ALPHA & OMEGA SEMICONDUCTOR, LTD. AND ALPHA & OMEGA SEMICONDUCTOR,
6		INC.
7		
8		
9		
10		
11		
12		
13		
14		
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		
26		
27		
28		
40RGAN, LEWIS & BOCKIUS LLP ATTORNEYS AT LAW SAN FRANCISCO		3 PLAINTIFFS' & COUNTERDEFENDANTS' INITIAL DISCLOSURES C 07-2638 ISW

SAN FRANCISCO

C 07-2638 ISW

Case 3:07-cv-02638-JSW Document 61-2 Filed 11/06/2007 Page 18 of 42

CERTIFICATE OF SERVICE

2 3

1

I am employed in the City of Palo Alto, County of Santa Clara, State of California, I am over the age of 18 years and not a party to the within action. My business address is 2 Palo Alto Square, 3000 El Camino Real, Palo Alto, California 94306. On October 19, 2007, I caused copies of the attached document(s) described as follows:

5 6

4

PLAINTIFFS' AND COUNTERDEFENDANTS' SUPPLEMENTAL DISCLOSURE OF ASSERTED CLAIMS AND PRELIMINARY INFRINGEMENT CONTENTIONS PURSUANT TO PATENT L.R. 3-1

7

to be served on:

8

Eric P. Jacobs, Esq.

9

2 Embarcadero Center, 8th Floor

10

415.576.0200

11

Fax: 415.576.0300

12

13 14

24

25

26 27

TOWNSEND & TOWNSEND

San Francisco, CA 94111

Tel:

(BY OVERNIGHT DELIVERY) I caused each such envelope to the addressee(s) noted above, with charges fully prepaid, to be sent by overnight delivery from Palo Alto, California. I am readily familiar with the practice of Morgan, Lewis & Bockius LLP for collection and processing of correspondence for overnight delivery, said practice being that in the ordinary course of business, mail is placed with the overnight delivery service on the same day as it is placed for collection.

BY ELECTRONIC MAIL) The person whose name is noted below caused to be transmitted by electronic mail each such document to the addressee(s) noted above.

X (BY FIRST CLASS MAIL) I caused each such envelope to the addressee(s) noted above, with postage thereon fully prepaid, to be placed in the United States mail in Palo Alto, California. I am readily familiar with the practice of Morgan, Lewis & Bockius LLP for collection and processing of correspondence for mailing, said practice being that in the ordinary course of business mail is deposited in the United States Postal Service the same date as it is placed for collection; and

(BY FACSIMILE) The person whose name is noted below caused to be transmitted by facsimile each such document to the addressee(s) noted above; and

(BY PERSONAL SERVICE) The person whose name is noted below caused to be delivered by hand each such envelope to the addressee(s) noted above.

I declare under penalty of perjury under the laws of the State of California that the foregoing is true and correct. Executed at Palo Alto, California, on October 19, 2007.

EXHIBIT A - U.S. Patent No. 5,907,776

Claim 1	Accused '776 Patent Methods
1. A method of forming a semiconductor structure comprising the steps of:	AOS does not express a position at this time as to whether the preamble of this claim limits the claim's scope. Nevertheless, AOS identifies here those aspects of the Accused '776 Patent Methods that correspond to the preamble.
	The Accused '776 Patent Methods are methods of forming a semiconductor structure. See, e.g., Scanning Electron Microscope Image of FDP047AN08A0 ("FDP047AN08AO SEM") (showing a semiconductor structure):
	B (
(a) providing a substrate having a major surface;	The Accused '776 Patent Methods include the step of forming a substrate. The resulting substrate has a top surface. See, e.g., FDP047AN08AO SEM (showing a substrate "B" with a top surface).
(b) forming at least one trench in said substrate;	The Accused '776 Patent Methods include the step of forming at least one trench gate in the aforementioned substrate. See, e.g., FDP047AN08AO SEM (showing a trench gate "A" in substrate "B").
(c) forming a body region of a first conductivity type in said substrate,	The Accused '776 Patent Methods include the step of forming a body region in the aforementioned substrate. The resulting body region is of a particular conductivity type. See, e.g., FDP047AN08AO SEM (showing a body region "C").

said body region having a diffusion boundary in said substrate;	The resulting body region also has a diffusion boundary in the aforementioned substrate. See, e.g., FDP047AN08AO SEM (showing a body region "C" with a diffusion boundary "D").
(d) forming a source region of a second conductivity type in said body region; and	The Accused '776 Patent Methods include the step of forming a source region in the aforementioned body region. The resulting source region is of a different conductivity type from the body region. See, e.g., FDP047AN08AO SEM (showing a source region "E" in the body region "C").
(e) compensating a portion of said body region by implanting material of said second conductivity type in said body region,	The Accused '776 Patent Methods include the step of compensating a portion of the aforementioned body region. This step includes at least implanting dopants of the same conductivity type as the aforementioned source region. See, e.g., FDP047AN08AO SEM (showing a compensated body region "F").
said portion being proximal to said source region and spaced from said diffusion boundary of said body region and said major so as to reduce the impurity concentration of said first conductivity type in said portion of said body region.	The compensated portion of the body region is near the source region but away from the aforementioned diffusion boundary and the aforementioned top surface of the substrate. See, e.g., FDP047AN08AO SEM (showing the compensated body region "F" proximal to the source region "E" and spaced from the diffusion boundary "D").

Claim 2	Accused '776 Patent Methods
2. The method of forming a semiconductor structure as set forth in claim 1 further including filling said at least one trench with N-type material.	Those of the Accused '776 Patent Methods used to manufacture Fairchild's N-channel products include the step of filling at least one trench with N-type material.

Claim 3	Accused '776 Patent Methods
3. The method of forming a semiconductor structure set forth in claim 1 wherein step (a) includes providing a base substrate of said second conductivity type and forming an epitaxial layer of said second conductivity type above said base	In the Accused '776 Patent Methods, the aforementioned step of forming a substrate includes the steps of (1) providing a base substrate of the same conductivity type as the aforementioned source region and (2) forming an epitaxial layer of the same conductivity type as the source region above the base substrate. See, e.g., FDP047AN08AO SEM (showing a substrate "B" with a top surface).
substrate.	

Claim 4	Accused '776 Patent Methods
4. The method of forming a	In the Accused '776 Patent Methods, the aforementioned step of
semiconductor structure as set	forming a body region includes the steps of ion implanting dopants
forth in claim 1 wherein step (c)	and subsequently diffusing the dopants in the aforementioned
includes the substeps of ion	substrate. See, e.g., FDP047AN08AO SEM (showing a body
implanting material of said body	region "C").

region in said substrate and	
thereafter diffusing said material	
of said body region in said	
substrate.	

Claim 5	Accused '776 Patent Methods
5. The method of forming a semiconductor structure as set forth in claim 1 wherein step (d) includes the substeps of ion implanting material of said source region in said substrate and thereafter diffusing said material of said source region in said body region.	In the Accused '776 Patent Methods, the aforementioned step of forming a source region includes the steps of ion implanting dopants and subsequently diffusing the dopants in the aforementioned body region. See, e.g., FDP047AN08AO SEM (showing a source region "E" in the body region "C").

Claim 6	Accused '776 Patent Methods
6. The method of forming a	In the Accused '776 Patent Methods, the aforementioned step of
semiconductor structure as set	compensating a portion of the body region includes the step of ion
forth in claim 5 wherein step (e)	implanting dopants of the same conductivity type as the
includes ion implanting material	aforementioned source region at a distance away from the source
of said second conductivity type	region. See, e.g., FDP047AN08AO SEM (showing a compensated
in said body region at a	body region "F").
predetermined distance from said	
source region.	

Claim 10	Accused '776 Patent Methods
10. The method of forming a	Those of the Accused '776 Patent Methods used to manufacture
semiconductor structure as set	Fairchild's N-channel products further include the step of forming a
forth in claim 1 further	gate region of N-type material. The resulting gate region is
comprising forming a gate region	dielectrically separated from the aforementioned body region. See,
formed of material of N-type	e.g., FDP047AN08AO SEM (showing a trench gate "A" insulated
conductivity dielectrically	from the body region "C" and substrate "B").
separated from said body region.	·

Claim 11	Accused '776 Patent Methods
11. The method of forming a	In the Accused '776 Patent Methods used to manufacture
semiconductor structure as set	Fairchild's N-channel products, the first conductivity type, which is
forth in claim 1 wherein said first	the conductivity type of the resulting body region, is of N-type
conductivity type is of N-type and	conductivity; the second conductivity type, which is the
said second conductivity is of P-	conductivity type of the resulting source region, is of P-type
type.	conductivity.

Claim 13	Accused '776 Patent Methods
13. A method of forming a semiconductor structure having a trench gate with a gate threshold voltage, said method comprising the steps of:	AOS does not express a position at this time as to whether the preamble of this claim limits the claim's scope. Nevertheless, AOS identifies here those aspects of the Accused '776 Patent Methods that correspond to the preamble.

	The Accused '776 Patent Methods are methods of forming a semiconductor structure. See, e.g., FDP047AN08AO SEM (showing a semiconductor structure).
(a) providing a substrate having a major surface;	The Accused '776 Patent Methods include the step of forming a substrate. The resulting substrate has a top surface. See, e.g., FDP047AN08AO SEM (showing a substrate "B" with a top surface).
(b) forming a body region of a first conductivity type in said substrate,	The Accused '776 Patent Methods include the step of forming a body region in the aforementioned substrate. The resulting body region is of a particular conductivity type. See, e.g., FDP047AN08AO SEM (showing a body region "C").
said body region having a diffusion boundary in said substrate;	The resulting body region also has a diffusion boundary in the aforementioned substrate. See, e.g., FDP047AN08AO SEM (showing a body region "C" with a diffusion boundary "D").
(c) forming a source region of a second conductivity type in said body region; and	The Accused '776 Patent Methods include the step of forming a source region in the aforementioned body region. The resulting source region is of a different conductivity type from the body region. See, e.g., FDP047AN08AO SEM (showing a source region "E" in the body region "C").
(d) compensating a portion of said body region by implanting material of said second conductivity type in said body region	The Accused '776 Patent Methods include the step of compensating a portion of the aforementioned body region. This step includes at least implanting dopants of the same conductivity type as the aforementioned source region. See, e.g., FDP047AN08AO SEM (showing a compensated body region "F").
adjacent to said source region and spaced from said diffusion boundary of said body region and said major surface such that the impurity concentration of said portion of said body region is substantially reduced so as to decrease the gate threshold voltage of said trench gate.	The compensated portion of the body region is near the source region but away from the aforementioned diffusion boundary and the aforementioned top surface of the substrate. See, e.g., FDP047AN08AO SEM (showing the compensated body region "F" adjacent to the source region "E" and spaced from the diffusion boundary "D").

Claim 15	Accused '776 Patent Methods
15. The method of forming a	In the Accused '776 Patent Methods, the aforementioned step of
semiconductor structure as set	compensating a portion of the body region includes the step of ion
forth in claim 13 wherein step (d)	implanting dopants of the same conductivity type as the
includes ion implanting material	aforementioned source region at a distance away from the source
of said second conductivity type	region. See, e.g., FDP047AN08AO SEM (showing a compensated
in said body region at a	body region "F").
predetermined distance from said	
source region.	

Claim 16	Accused '776 Patent Methods
16. The method for forming a semiconductor structure as set forth in claim 15 wherein step (d) further including diffusing said compensated portion of said body region in said body region.	In the Accused '776 Patent Methods, the aforementioned step of compensating a portion of the body region includes the step of diffusing the compensated portion of the body region. See, e.g., FDP047AN08AO SEM (showing a compensated body region "F").

Claim 25	Accused '776 Patent Methods
25. A method of forming a semiconductor structure having a gate with a gate threshold voltage, said method comprising the steps of:	AOS does not express a position at this time as to whether the preamble of this claim limits the claim's scope. Nevertheless, AOS identifies here those aspects of the Accused '776 Patent Methods that correspond to the preamble. The Accused '776 Patent Methods are methods of forming a semiconductor structure. See, e.g., FDP047AN08AO SEM (showing a semiconductor structure).
(a) providing a substrate having a major surface;	The Accused '776 Patent Methods include the step of forming a substrate. The resulting substrate has a top surface. See, e.g., FDP047AN08AO SEM (showing a substrate "B" with a top surface).
(b) forming at least one trench in said substrate extending from said major surface;	The Accused '776 Patent Methods include the step of forming at least one trench in the aforementioned substrate. The resulting trench extends from the top surface of the aforementioned substrate. See, e.g., FDP047AN08AO SEM (showing a trench gate "A" in substrate "B").
(c) forming a body region of a first conductivity type in said substrate	The Accused '776 Patent Methods include the step of forming a body region in the aforementioned substrate. The resulting body region is of a particular conductivity type. See, e.g., FDP047AN08AO SEM (showing a body region "C").
to a diffusion boundary extending from said major surface;	The resulting body region also has a diffusion boundary to which it extends in the substrate from the aforementioned top surface of the substrate. <i>See</i> , <i>e.g.</i> , FDP047AN08AO SEM (showing a body region "C" with a diffusion boundary "D").
(d) forming a source region of a second conductivity type in said body layer extending from said major surface; and	The Accused '776 Patent Methods include the step of forming a source region in the aforementioned body region. The resulting source region is of a different conductivity type from the body region. The resulting source region also extends from the aforementioned top surface of the substrate. <i>See, e.g.</i> , FDP047AN08AO SEM (showing a source region "E" in the body region "C").
(e) compensating a portion of said body region by implanting material of said second	The Accused '776 Patent Methods include the step of compensating a portion of the aforementioned body region. This step includes at least implanting dopants of the same conductivity type as the

Case 3:07-cv-02638-JSW Document 61-2 Filed 11/06/2007 Page 25 of 42

conductivity type in said body region	aforementioned source region. See, e.g., FDP047AN08AO SEM (showing a compensated body region "F").
adjacent to said source region and spaced from said diffusion boundary of said body layer and said major surface such that the conductivity of said portion of said body region is substantially reduced so as to decrease the gate threshold voltage of said gate.	The compensated portion of the body region is near the source region but away from the aforementioned diffusion boundary and the aforementioned top surface of the substrate. See, e.g., FDP047AN08AO SEM (showing the compensated body region "F" adjacent to the source region "E" and spaced from the diffusion boundary "D"),

Claim 26	Accused '776 Patent Methods
26. The method of forming a	In the Accused '776 Patent Methods, the aforementioned step of
semiconductor structure as set	forming at least one trench includes the steps of lining the at least
forth in claim 25 wherein step (b)	one trench with insulating material and subsequently filling the at
includes the substep of lining said	least one trench with conductive material. See, e.g.,
trenches with insulating material	FDP047AN08AO SEM (showing a trench gate "A" in substrate
and followed by another substep	"B").
of filing said trenches with	
conductive material.	

Claim 27	Accused '776 Patent Methods
27. The method of forming a semiconductor structure as set forth in claim 26 wherein said conductive material is a N-type material.	In the Accused '776 Patent Methods used to manufacture Fairchild's N-channel products, the aforementioned conductive material with which the at least one trench is filled is an N-type material.

Claim 28	Accused '776 Patent Methods
28. The method of forming a	In the Accused '776 Patent Methods, the aforementioned step of
semiconductor structure as set	compensating a portion of the body region includes the step of ion
forth in claim 25 wherein step (e)	implanting dopants of the same conductivity type as the
includes ion implanting material	aforementioned source region at a distance away from the source
of said second conductivity type	region. See, e.g., FDP047AN08AO SEM (showing a compensated
in said body region at a	body region "F").
predetermined distance from said	
source region.	

EXHIBIT B - U.S. Patent No. 5,767,567

Claim 7


7. A method to configure a source contact area on a power MOSFET device by dividing said source contact areas with several gate runners disposed thereon, said method including steps of:

Accused '567 Patent Methods

Filed 11/06/2007

AOS does not express a position at this time as to whether the preamble of this claim limits the claim's scope. Nevertheless, AOS identifies here those aspects of the Accused '567 Patent Methods that correspond to the preamble.

The Accused '567 Patent Methods are used to configure at least one source contact area on a power MOSFET integrated circuit ("IC") device. The Accused '567 Patent Methods include dividing the at least one source contact area with one or more gate runners. See, e.g., FAIR0008500 (see below diagram, disclosing that FDS6675 has a source contact area "K" divided by several gate runners "L").



Source: FAIR0008500.

(a) determining a total number of lead wires for connecting to a lead frame from said source contact area on said MOSFET power device; and

The Accused '567 Patent Methods include the step of determining a total number of lead wires for connecting to the at least one lead frame from a given source contact area. See, e.g., FAIR0008500 (see above diagram, disclosing that FDS6675 has 12 lead wires "H" connecting to the lead frame).

(b) configuring said gate runners for dividing said source contact area into several sub-contact areas with a set of area proportional ratios for disposing several of said lead wires in each of said sub-

The Accused '567 Patent Methods include the step of dividing the source contact area with the one or more gate runners into two or more subsections. The subsections of the source contact area are divided so that they are of proportional ratios for disposing the lead wires in accordance with the ratios. See, e.g., FAIR0008500 (see above diagram, disclosing that FDS6675 has a source contact area

Case 3:07-cv-02638-JSW Document 61-2 Filed 11/06/2007 Page 27 of 42

contact areas according to said set of area proportional ratios.	"K" divided by gate runners "L" into 4 proportional sub-contact areas "N." One-fourth of the total number of lead wires "H" is disposed into each sub-contact area "N").
--	--

EXHIBIT C

AOS Products Practicing Claim 7 of the '567 Patent (by Part Number)

AO4407
AO4407L
AO4409
AO4409L
AO4410
AO4411
AO4411L
AO4413
AO4413L
AO4415
AO4415L
AO4417
AO4418A
AO4418
AO4418L
AO4421
AO4421L
AO4422A
AO4422AL
AO4422
AO4422L
AO4423
AO4423L
AO4428
AO4429
AO4429L
AO4430
AO4430A
AO4430L
AO4431
AO4436
AO4438
AO4438L
AO4439
AO4439L
AO4446
AO4447
AO4449
AO44451
AO4556
AO4456

AO4462

AO4468 AO4470 AO4472 AO4474 AO4476 AO4702 AO4702L AO4703 AO4705 AO4706 AO4707 AO4708 AO4709 AO4716 AO4718 AO4726 AO4818B AO4818 AO4818L AO4822 AO4822A AO4822AL AO4822L AO4824L AO4912 AO4912L AO4916A AO4916 AO4916L AO4918A AO4918AL AO4918 AO4918L AO4930 AO4932 AO4938 AOD402 AOD402L AOU405L

EXHIBIT 3

US005907776A

United States Patent [19]

Hshieh et al.

[11] Patent Number:

5,907,776

[45] Date of Patent:

May 25, 1999

[54] METHOD OF FORMING A SEMICONDUCTOR STRUCTURE HAVING REDUCED THRESHOLD VOLTAGE AND HIGH PUNCH-THROUGH TOLERANCE

[75] Inventors: Fwu-Iuan Hshieh, Saratoga; Koon

Chong So, San Jose, both of Calif.

[73] Assignee: MagePower Semiconductor Corp.,

San Jose, Calif.

[21] Appl. No.: 08/891,546

[56]

[22] Filed: Jul. 11, 1997

[51] Int. Cl.⁶ H01L 21/336

[52] U.S. Cl. 438/270; 438/273; 438/589

438/270, 271, 272, 589, 273, 274; 148/DIG. 126

References Cited

U.S. PATENT DOCUMENTS

4,742,015	5/1988	Ohagen	438/237
5,135,880	8/1992	Fisher et al.	438/268
5,248,627	9/1993	Williams	438/268
5,527,720	6/1996	Goodyear et al	438/270


5,567,634	10/1996	Hébert et al	438/270
5,648,288	7/1997	Williams et al.	438/217


Primary Examiner—Michael Trinh Attorney, Agent, or Firm—Kam T. Tam

[57] ABSTRACT


A power MOSFET (Metal Oxide Semiconductor Field Effect Transistor) device formed on a semiconductor substrate having a body region of a first conductivity type diffused in a semiconductor substrate with an epitaxial layer of a second conductivity type. There is also a source region of a second conductivity type formed in the body region. A portion of the body region adjacent to the source region is compensated by ion implanting a material of the second conductivity type in the portion of the body region such that the impurity concentration of the body region at the portion is reduced. As a consequence, with reduced impurity charge in the body region adjacent to the source, the threshold voltage of the MOSFET device is lowered but at no comprise in punch-through tolerance because the reduction in charge is remote from the origin of the depletion layer which is located at the boundary between the body region and the epitaxial layer.

29 Claims, 6 Drawing Sheets







U.S. Patent May 25, 1999 Sheet 1 of 6 5,907,776



U.S. Patent May 25, 1999 Sheet 2 of 6 5,907,776





U.S. Patent May 25, 1999 Sheet 4 of 6

5,907,776




Fig. 6

U.S. Patent

May 25, 1999





Fig.

54

7H




U.S. Patent

May 25, 1999

Sheet 6 of 6

5,907,776



5,907,776

1

METHOD OF FORMING A SEMICONDUCTOR STRUCTURE HAVING REDUCED THRESHOLD VOLTAGE AND HIGH PUNCH-THROUGH TOLERANCE

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates generally to microelectronic circuits, and more particularly, to MOSFET (Metal Oxide Semiconductor Field Effect Transistor) power devices having reduced threshold voltage and high punch-through tolerance formed by the process of impurity concentration compensation.

2. Description of the Related Art

Power semiconductor devices have long been used as replacement for mechanical relays in various applications. Modern day instruments, now built at a miniaturized scale with lower power consumption, require power devices to operate under certain stringent requirements. For instance, in a hand-held cellular telephone or a laptop computer, it is common practice to reduce the main power supply level in order to preserve battery life. Accordingly, power devices suitable to be used in these instruments must be capable of operating under reduced power levels and with low turn-on resistance.

Metal oxide semiconductor field effect transistor (MOSFET) devices using trench gates provide low turn-on resistance and are often used for low power applications. In a trench MOSFET device, the channels are arranged in a vertical manner, instead of horizontally as in most planar 30 configurations. The consequential benefit is the realization of a higher degree of integration on a semiconductor substrate. Furthermore, since the channel directions are vertical, the lateral current paths are basically eliminated. That is, each MOSFET cell assumes its own current path and there 35 are no more shared current paths among cells. Stated differently, the vertical arrangement of the cell channels eliminates a dominant component of the turn-on resistance R_{ON} , called the junction resistance R_{j} , in each MOSFET cell inherently built in a planar configuration. The junction 40 resistance R, originates from the shared current paths among cells in a planar MOSFET device. The shared current paths essentially act as current bottle necks impeding the flow of channel current I_{DS} and are key contributors to the turn-on resistance R_{ON} . Elimination of the junction resistance R_{j-45} results in reduction in the turn on channel resistance Ron and consequently curtails ohmic loss during the power-on state of the MOSFET. Lower ohmic loss provides lower power consumption and further alleviates heat dissipation.

FIG. 1 shows a cross-sectional view of a conventional 50 trenched gate MOSFET device having a cell signified by the reference numeral 2. The MOSFET cell 2 includes a trench 4 filled with conductive material 6 separated from the silicon substrate 8 with a thin layer of insulating material 10. There are also other diffusion layers of different impurity types and 55 concentrations deposited in the semiconductor substrate 8. For examples, a source layer 14 is deposited in the body layer 12, which in turn is diffused in an expitaxial layer 18. As arranged, the conductive and insulating materials 6 and 10 in the trench 4 form the gate and gate oxide layer 16, 60 respectively, of the MOSFET. In addition, the depth L measured from the source 14 to the epitaxial layer 18 constitutes the channel length L of the MOSFET cell 2. The epitaxial layer 18 is a part of the drain 20 of the MOSFET cell 2.

When a potential difference is applied across the source 14 and the gate 15, charges are capacitively induced in the 2

body region adjacent to the gate oxide layer 16. The induced charges in essence is an inversion layer and is called the channel 21 of the MOSFET cell 2. When another potential difference is applied across the source 14 and the drain 20. 5 a drain-to-source current I_{DS} starts to flow from the source 14 to the drain 20 and the MOSFET 2 is said to be at the power-on state.

The conventional trenched MOSFET devices described above have an inherent high threshold voltage V_{th}, which is normally barely below the main power supply level required in a low power application. For example, in a low power instrument, the power supply V_{cc} is commonly set at 3 Volts, while the threshold voltage V_{th} of the MOSFET 2 sits at approximately 2.5 Volts. A turn-on voltage of 3 Volts applied to the gate 15 can hardly turn on the MOSFET device 2. If the power supply is from a battery source, which drops in power supply V_{cc} level as time progresses, the MOSFET device 2 may never be turned on thereafter. Clearly, the conventional MOSFET 2 is not suitable to be used in applications with reduced V_{cc} levels. Thus, for the power device to function properly under reduced power supply conditions, the threshold level V_{th} of the MOSFET 2 has to be correspondingly reduced. Heretofore, various approaches have been attempted to reduce the threshold level of the ²⁵ MOSFET 2 but have not been proved successful.

Referring to FIG. 1, the threshold voltage V_{th} is defined as the minimal potential difference between the gate 15 and the source 14 required to barely induce the channel 21 in the body layer 12. The threshold voltage V_{th} is dependent upon a variety of factors including, inter alia, the thickness of the gate oxide 16, and the impurity concentration of the body region 12. The gate oxide thickness and the impurity concentration of the body region are more accessible parameters for adjustment, in contrast with other parameters such as the work functions or the Fermi levels of the basic materials of the MOSFET 2, which parameters require higher degree of difficulty to manipulate. A precise mathematical expression for the threshold voltage V_{th} can be found in a publication by Wolf et al., "Silicon Processing for the VLSI Era", Lattice Press, IEEE Transactions on Electron Devices, Vol. 2, page

Very often, the thickness of the gate oxide 16 is reduced to lower the threshold voltage V_{th} . However, the drawback with this approach is that making the gate oxide thickness thinner seriously undercut the final production yield and furthermore the reliability of the MOSFET. As is shown in FIG. 1, the thinner the gate oxide layer 16, the higher the probability of the conductive material 6 short-circuiting the other layers in the semiconductor substrate 8 through oxide defect in the gate oxide layer 16.

The second approach to reduce the threshold voltage V, is to lower the impurity concentration of the body layer 12. However, results of this approach is also fraught with various problems.

FIG. 2 shows the diffusion profile of the MOSFET cell 2. The abscissa axis of FIG. 2 represents the distance measured from the planar surface 22 toward the substrate 8 (FIG. 1). The ordinate axis of FIG. 2 corresponds to the impurity concentration of the various layers in absolute value. For example, the source layer 14 is located at a distance of $x=x_{is}$ from the planar surface 22. Similarly, the body layer 12 is positioned at a distance from $x=x_{js}$ to $x=_{jb}$.

During normal operation, the drain 20 and the body layer 65 12 are reversely biased. Consequently, a depletion layer is formed characterized by a depletion region 24 with a depletion width W as shown in FIG. 1, in which the depletion

5,907,776

3 layer 24 is partly shown in hidden lines. As is well known in the art, the lighter the impurity concentration of a layer, the wider is the depletion width W extending into that layer. Referring back to FIG. 1. if the body layer 12 is too lightly doped, the depletion layer 24 may encroach into the source 5 layer 14 resulting in an undesirable effect called "punchthrough". During punch-through, breakdown ensures in which drain-to-source current I_{DS} flows directly from the source 14 to the drain 20 without passing through the channel 21. Specifically, as shown in FIG. 2, the hatched 10 area underneath the impurity curve from $x=x_{js}$ to $x=x_{jb}$ corresponds to the total charge stored in the body layer 12. The threshold voltage V_{th} of the MOSFET cell 2 can be lowered by reducing the impurity concentration of the body region 12, as is graphically shown by the lowered curve 26 15 shown in hidden line in FIG. 2. It should be noted that the ordinate axis of FIG. 2 is in logarithm scale. A slight shift in the curve 26 corresponds to a substantial change in total charge. The lowering of the impurity concentration in the body layer 12 entails the widening of the depletion layer 24 20 and increases the possibility of the MOSFET 2 running into

There have also been attempts to diffuse the source region 14 to a deeper depth, as shown in FIG. 2 by another hidden line curve 28 intersecting with the original body diffusion 25 curve 30 to form a new source junction at $x=x_{is}$. The purpose is to reduce the total charge stored in the body layer 12. However, the encroachment problem of the depletion region 24 remains more or less the same because this time, the depletion layer 24 needs only to travel a shorter distance to 30 reach punch-through.

punch-through as described above.

Portable instruments and hand-held electronic products operated by batteries are now in high demand. These instruments and products are all operated by batteries with limited battery lives, at least until the next battery recharges. To 35 preserve battery power and to ensure reliability, there has been a long-felt and increasing need to provide power devices capable of operating under reduced power levels and with low turn-on resistances, yet with robustness in punchthrough tolerance.

SUMMARY OF THE INVENTION

It is accordingly the object of the invention to provide a power semiconductor device with low threshold voltage capable of operating at low power supply levels and low 45 turn-on resistance, yet without any compromise in punchthrough tolerance. The objective of providing such features in the power semiconductor device at low manufacturing cost is also sought.

The power MOSFET device of the invention is formed on 50 a semiconductor substrate having a body region of a first conductivity type diffused in a semiconductor substrate with an epitaxial layer of a second conductivity type. There is also a source region of a second conductivity type formed in the body region. A predetermined portion of the body region 55 adjacent to the source region is compensated in impurity concentration by ion implanting a material of the second conductivity type into the body region. As a consequence, with reduced impurity charge in the body region at the predetermined position, the threshold voltage of the MOS- 60 FET device is reduced. However, the punch-through tolerance of the MOSFET device is not affected because the reduction in charge is remote from the origin of the depletion layer which is located at the boundary between the body region and the epitaxial layer. The compensation process 65 voltage V_{th} is applied across the source layer 48 and the requires no special tooling and the increase in manufacturing costs is insignificant.

As will be explained later in this specification, a MOSFET device formed in accordance with the invention allows additional leeway to shorten the channel length, enabling the MOSFET device to be built with further lower power-on resistance. It also needs to be mentioned that with lower threshold voltage, it takes a shorter rise time to reach the lower threshold voltage level to turn on the device, thereby ensuring faster switching rate for the MOSFET cell.

These and other features and advantages of the invention will be apparent to those skilled in the art from the following detailed description, taken together with the accompanying drawings, in which like reference numerals refer to like parts.

DESCRIPTION OF THE DRAWINGS

FIG. 1, as described above, is a cross-sectional view of a conventional MOSFET device showing the various diffusion layers;

FIG. 2, as described above, is a diffusion profile of the MOSFET device of FIG. 1 illustrating the impurity concentration of the various layers;

FIG. 3 is a cross-sectional view of the preferred embodiment of the invention;

FIG. 4 is a diffusion profile of the MOSFET device of FIG. 3 illustrating the impurity concentration of the various layers;

FIG. 5 is a diffusion profile highlighting only the impurity concentration of the compensation dopant impinging upon the body layer;

FIG. 6 is a graphical representation illustrating the relationship between the penetration distance and the required implant energy; and

FIGS. 7A-7N are sequential views illustrating the process of making the MOSFET device of the invention.

DETAILED DESCRIPTION OF THE INVENTION

Reference is now made to FIG. 3 which shows the cross-sectional view of the preferred embodiment of the invention. The semiconductor structure of the invention is generally signified by the reference numeral 32 which includes a substrate 34 having a planar surface 36. Formed in the substrate 34 is a plurality of trenches 38 filled with conductive material 42 which is electrically separated from the substrate 34 by thin insulating layers 44. In the preferred embodiment, the materials for the substrate 34, conductive material 42 and the insulating layers 44 are respectively crystalline silicon (Si), polycrystalline silicon (Si), and silicon dioxide (SiO₂). Each cell 46 is a P-channel MOSFET which comprises a source layer 48 made of P-type material, a body layer 50 formed of N-type material, an epitaxial layer 52 made of a lightly doped P-type material, and a drain layer 54 based on a heavily doped P-type material. Atop the trenches 38 are passivation layers 56 insulating the conductive material 42 from a source contact metal layer 58. The source contact metal layer 58 is disposed in contact with the substrate 34 via contact regions 80. There is also a drain metal contact layer 60 attached to the drain 54 of the MOSFET 32. The conductive material 42 in the each trenched gate 38 is electrically connected but is not shown

When a potential difference V_{GS} exceeding the threshold trenched gates 42 through the respective metal contact layer 58 and the gate contact (not shown), an N-type inversion ,

layer 62 is capacitively induced in the P-type body layer 50. The inversion layer 62 is called the channel of the MOSFET cell 46. The highly conductive channel 62 allows a channel current I_{DS} to flow from the source 48 to the drain 54 when another potential difference V_{DS} is applied across the source 48 and the drain 54 through the respective metal contact layers 58 and 60.

It should be noted that in contrast with the prior art structure 2 as described above, and shown in FIG. 1 the channel length L can be built at a shorter dimension because there is no comprise in impurity concentration in the bulk of the body region 50, as is herein explained.

Shown in FIG. 4 is the diffusion profile taken along the cross-sectional line 4—4 of FIG. 3. The ordinate axis of FIG. 4 corresponds to the impurity concentration of the various 15 layers in absolute value of the semiconductor structure 32. For example, the impurity concentrations of the source region 48, the body region 50 and the expitaxial region 52 are represented by the curves 64. 66 and 68, respectively. The source layer 48 is located at a distance of $x=x_{js}$ from the planar surface 36 (x=0). Similarly, the body layer 50 is positioned at a distance from $x=x_{js}$ to $x=x_{jb}$. It should be noted that in FIG. 4, the excess impurity concentration for the body diffusion curve 66 adjacent to the source boundary $x=x_{is}$ is truncated. In contrast, the conventional body diffusion curve represented by the curve 30 shown in hidden lines in which the excess charge is clearly eminent. The leveling of the impurity profile for the body diffusion curve 66 adjacent to the source boundary $x=x_{js}$ serves important functions. First, the threshold voltage V_{th} is substantially reduced because of the reduced impurity concentration near the source boundary $x=x_{js}$ in the body region 50. It should be emphasized again that even though the charge reduction shown in FIG. 4 appears to be a small proportional reduction in comparison to the total charge stored in the body region 35 50, nevertheless, FIG. 4 is illustrated in a logarithm scale and the reduction in impurity charge is in fact a sizable amount. Secondly, the reduction in charge is remote from the body boundary x=x_{jb} where the depletion region 24 originates and extends. Since there is practically no comprise in 40 impurity concentration in the bulk of the body region 50, the encroachment problem of the depletion layer in not much of a concern. With prudent design, the body diffusion curve 66 can be appropriately truncated such that the threshold voltage V_{th} can be maintained to an acceptable level, yet at the $_{45}$ same time, the channel length L can be shortened so as to reduce the drain-to-source resistance R_{DS}

In the preferred embodiment, the truncated body diffusion curve 66 is accomplished by a series of implantation steps. Shown in FIG. 5 is the resultant impurity concentration 50 profile represented by a compensation curve 70 which in essence is a superimposition of three individual implantation curves 70A-70C. The penetration distances of the individual implantation x=a, x=b, and x=c are first determined. The process of ion implantation is employed to place various 55 dosages of dopant into the substrate 34. An exemplary technique for implanting a dopant at a predetermined penetration distance into a silicon substrate can be found in a publication by Wolf et al., "Silicon Processing for the VLSI Era", Lattice Press, IEEE Transactions on Electron Devices, 60 Vol. 1, pages 285-291.

FIG. 6 shows a graphical representation of the relationship between the penetration distance and the required energy implantation energy level. For example, in this embodiment, boron (B) is used as the implant material. As 65 an illustration, suppose a distance of 0.3μ of penetration distance beyond the planar surface 36 (FIG. 3) is intended.

6

Once the desired penetration distance 0.3 µ is located at the ordinate axis of FIG. 6, the corresponding value on the abscissa axis can be extracted. As shown in FIG. 6, the required energy level for the implanting boron is 83 KeV. In a similar manner, positioning implant materials at other penetration distances can likewise be determined. The process of fabricating the semiconductor structure 32 with the aforementioned compensation will be described in more detail hereinafter. It should be noted that in the preferred embodiment, the compensation material is P-type material such as boron which requires less implant energy as compared to other N-type counterparts such as phosphorous or arsenic, as is shown in FIG. 6.

FIGS. 7A-7M are sequential views showing the process making the MOSFET device of the invention. In the preferred method, the fabrication process starts with providing a P-type base silicon wafer 54 with a <0.0.1> crystal orientation and a resistivity of between 0.01 Ω-cm=0.02 Ω-cm, for example, as shown in FIG. 7A. An epitaxial layer 52 with a resistivity of approximately between 0.1 Ω-cm= 5.0 Ω-cm is then grown atop the base wafer 52 to a thickness of approximately 3 to 20 μm. The resultant structure up to this step is shown in FIG. 7B.

A photoresist layer 72 is then spunned atop the epitaxial layer 52. Conventional techniques of masking and etching are employed to selectively open windows 74 in the photoresist layer 72. Using the photoresist 72 as a shielding mask, the structure is then subjected to the standard technique of dry anisotropic etching by exposing the structure to a plasma (not shown) for the formation of the trenches 38 as shown in FIG. 7C.

What follows is the step of forming gate oxide layers by lining the trenches 38 with insulating material. First, the trenches 38 has to undergo a sacrificial oxidation process. Basically, the structure is exposed to oxidation agent of either oxygen (O_2) , if the dry method is employed, or steam (H_2O) , if the wet method is preferred, under an ambient temperature of approximately between 90° C.-1,100° C. The grown sacrificial oxide layer 76 is then lightly etched away for the purpose of securing a smooth silicon surface as a prelude for subsequent gate oxide growth. The method of wet etch can be applied for the removal of the sacrificial oxide layer 76. The finished structure up to this step is shown in FIG. 7D.

The step of gate oxide growth is then carried out by exposing the structure to either dry or wet agents as described above, under an ambient temperature of between 800° C.-1,100° C. to a thickness of approximately 200 Å-1000 Å. The finished structure with a grown gate oxide layer 44 is shown in FIG. 7E.

The trenches 38 need to be filled with conductive material. In the preferred method, the trenches 38 are filled with polycrystalline silicon 42 by the conventional method of chemical vapor deposition (CVD). The step of either mechanical or chemical planarization then follows. The remaining polycrystalline silicon 42 is then doped with phosphorus oxychloride (POCl₃) to a sheet resistivity of approximately 20–40 Ω / \square under an ambient temperature of about 950° C. The remaining polycrystalline silicon 42 is further chemically etched until the surface is barely below the oxide layer 44 as shown in FIG. 7F.

It should be noted that the polycrystalline silicon 42 is preferably doped to a N-type conductivity. As is known in the art, the charge carries for N-type material are electrons which have higher mobility than the P-type material counterparts which are holes. Thus, use of N-type polycrystalline

7

silicon 42 can provide faster turn-on or turn-off time for the MOSFET device. The main reason stems from the reduction in the resistance component of the RC time constant, where R is the distributed resistance and C is the distributed capacitance of any signal propagation path. However, doping the polycrystalline gate to N-type in a P-channel MOS-FET device always results in a high threshold voltage, as is the case with most prior art processes. The method of the present invention is especially advantageous under this situation because the threshold level can be reasonably 10 adjusted to any level without disturbing other parameters of the device as explained previously.

Reference is now returned back to FIG. 7G. Another photoresist mask 78 is patterned above the structure, which is then ion-implanted with phosphorous (P) under an implant 15 potential of approximately 60 KeV-100 KeV at a dosage of about 2×10^{13} cm⁻² to 2×10^{14} cm⁻². It should be noted that the photoresist mask 78 is used mainly for the fabrication of the termination circuits (not shown) and its use for the processing of the MOSFET cell 46 is optional. Without the 20 mask 78, phosphorous ions can well be implanted into the polycrystalline silicon 42 as it has already been doped heavily with the N-type dopant (POCl₃) as described above. The heavily doped N-type dopant overshadows the relatively lightly doped phosphorous in the polycrystalline sili- 25 con 42. The photoresist mask 78, if used as shown in FIG. 7G, is then stripped away from the structure which then undergoes a drive-in cycle at a temperature of about 1,000° C.-1,200° C., resulting in a lightly doped N-type body layer 50 driven in the epitaxial layer 52 as shown in FIG. 7H.

Thereafter the deposition of the source layer 48 follows. First, the remnant surface oxide is removed. Another photoresist mask 86 with source layer windows 88 is then formed on the top of the structure. Boron is then ionimplanted into the masked structure with an implant dosage 35 of approximately 5×10^{15} cm⁻² to 1×10^{16} cm⁻² under an implant potential of between 40 KeV to 100 KeV, as shown in FIG. 7L

The step of body region compensation is the next step in 40 the fabrication process. Reference is now directed back to FIGS. 3-5. To secure a reasonably level body diffusion curve 66 near the body junction $x=x_{is}$, successive implantations at various distances from the planar surface 36 (FIG. 3) are preferred. It this method, boron ions are implanted at distances of x=a, x=b and x=c from the planar surface 36 (FIG. 3), which distances correspond to the individual implant profiles 70A, 70B and 70C, respectively, as shown in FIG. 5. Profile 70B can be higher in amplitude and can be coincident with the peak value of the body diffusion curve 66 had the curve 66 not been compensated (that is, the uncompensated curve 30). Once the distances x=a, x=b and x=c are determined, the corresponding implant energy levels can be extracted from the energy chart as shown in FIG. 6. Boron is then driven into the structure as shown in FIG. 7J by the process of ion-implantation in which implant dosages are set by the implant durations.

In the preferred method, the source implant and the compensation implant are subjected to a combined drive-in cycle under a temperature of between 900° C.-1,000° C. for 60 a duration of between 10 minutes to 2 hours. The resultant structure with the deposited source layer 48 and the compensated body region 50 is shown in FIG. 7K.

After the drive-in cycle, the resultant implant profile is essentially an envelope curve 70 encompassing all the 65 individual profiles 70A-70C. The compensation curve 70 of FIG. 5 when superimposed with the pre-compensated dif-

fusion profile as shown in FIG. 4 results in the body diffusion curve 66 with reduced impurity concentration near the source junction $\mathbf{x} = \mathbf{x}_{js}$, as compared to the precompensated profile 30 where there is no such reduction. As mentioned before, the ordinate axis of FIG. 4 is shown in logarithm scale and the reduction in impurity concentration near the source junction $x=x_{is}$ is in fact a substantial amount. Moreover, the reduction in impurity concentration is remote from the body boundary $x=x_{jb}$ where the depletion region 24 originates and extends. Since there is no comprise in impurity concentration adjacent to the body boundary at x=x_{ib}. the encroachment problem of depletion layer 24 into the source region 48 would not be a concern.

Thereafter, the deposition steps of the passivation layer 56 follows. The material for the passivation layer 56 can be phosphosilicate glass (PSG). Afterwards, another photoresist layer 82 is then formed atop the passivation layer 56. The photoresist layer 82 is then patterned with contact windows 84 as shown in FIG. 7L.

The passivation layer 56 is etched through the patterned mask 82 using an etchant which significantly attacks the passivation layer 56 but not the patterned photoresist mask 82. Either the method of dry etch or wet etch can be employed. If the dry etch method is used, the etchant is plasma. If the wet etch method is adopted, the etchant can be HF. Thereafter, the mask 82 is removed, the resultant structure up to this step is shown in FIG. 7M.

Utilizing the patterned passivation layer 56 as a mask, phosphorous ions are then implanted into the structure as shown in FIG. 7M. The implanted phosphorous is thereafter driven in the N-type body layer 50 to a slight depth. Consequently, contact regions 80 are formed in the substrate 34 as will be shown in FIG. 7N.

The passivation layer 56 is then subjected to a densification process under a temperature range of about 900° C.-950° C. for 30 minutes to 60 minutes. After the densification process, the corners of the passivation layer 56 are rounded off. The source and drain metal contact layers 58 and 60 can thereafter be deposited with conventional microelectronic processing techniques and are not further elaborated in here. The eventual structure up to this step is shown in FIG. 7N.

Finally, other changes are possible within the scope of the 45 invention. The source implantation step shown in FIG. 7I and the body region compensation implantation step shown in FIG. 7J can well be reversed. That is, it is perfectly possible to perform the compensation implantation step prior to the source implantation step. Furthermore, the source implant resulted from the implantation step shown in FIG. 71, and the compensation implant resulted from the implantation step shown in FIG. 7J can assume separated drive-in cycles. As mentioned before, the conductivity types of the layers may very well be different from that as depicted in the specification. In the preferred embodiment, the semiconductor structure is a P-channel MOSFET device. The structure can well be built as a N-channel device. Furthermore, the portion of the body region adjacent to the source need not be fully compensated with a dopant of opposite conductivity type. A partially compensated body region can well result in a MOSFET device with a reduced threshold voltage. In addition, the device fabricated in accordance with the invention need not be a power MOS-FET. It can well be slightly modified and used for other purposes, such as a dynamic random access memory (DRAM) cell, an insulated gate bipolar transistor (IGBT), or a charge-coupled-device (CCD), to name just a few. It will 9

be understood by those skilled in the art that these and other changes in form and detail may be made therein without departing from the scope and spirit of the invention.

What is claimed is:

- 1. A method of forming a semiconductor structure comprising the steps of:
 - (a) providing a substrate having a major surface;
 - (b) forming at least one trench in said substrate;
 - (c) forming a body region of a first conductivity type in said substrate, said body region having a diffusion 10 boundary in said substrate;
 - (d) forming a source region of a second conductivity type in said body region; and
 - (e) compensating a portion of said body region by implanting material of said second conductivity type in 15 said body region, said portion being proximal to said source region and spaced from said diffusion boundary of said body region and said major so as to reduce the impurity concentration of said first conductivity type in said portion of said body region.
- 2. The method of forming a semiconductor structure as set forth in claim 1 further including filling said at least one trench with N-type material.
- 3. The method of forming a semiconductor structure set forth in claim 1 wherein step (a) includes providing a base 25 substrate of said second conductivity type and forming an epitaxial layer of said second conductivity type above said base substrate.
- 4. The method of forming a semiconductor structure as set forth in claim 1 wherein step (c) includes the substeps of ion 30 implanting material of said body region in said substrate and thereafter diffusing said material of said body region in said substrate.
- 5. The method of forming a semiconductor structure as set forth in claim 1 wherein step (d) includes the substeps of ion 35 implanting material of said source region in said substrate and thereafter diffusing said material of said source region in said body region.
- 6. The method of forming a semiconductor structure as set forth in claim 5 wherein step (e) includes ion implanting 40 material of said second conductivity type in said body region at a predetermined distance from said source region.
- 7. The method of forming a semiconductor structure as set forth in claim 5 wherein step (e) includes successive substeps of ion implanting material of said second conductivity 45 type in said body region at predetermined distances from said source region.
- 8. The method of forming a semiconductor structure as set forth in claim 1 wherein step (e) is performed prior to step (d).
- 9. The method of forming a semiconductor structure as set forth in claim 1 further comprising the step of simultaneously diffusing said source region and said compensated portion of said body region after step (e).
- 10. The method of forming a semiconductor structure as 55 set forth in claim 1 further comprising forming a gate region formed of material of N-type conductivity dielectrically separated from said body region.
- 11. The method of forming a semiconductor structure as set forth in claim 1 wherein said first conductivity type is of 60 N-type and said second conductivity is of P-type.
- 12. The method of forming a semiconductor structure as set forth in claim 1 wherein the implanting material in step (e) is boron.
- 13. A method of forming a semiconductor structure having a trench gate with a gate threshold voltage, said method comprising the steps of:

- (a) providing a substrate having a major surface;
- (b) forming a body region of a first conductivity type in said substrate, said body region having a diffusion boundary in said substrate;
- (c) forming a source region of a second conductivity type in said body region; and
- (d) compensating a portion of said body region by implanting material of said second conductivity type in said body region adjacent to said source region and spaced from said diffusion boundary of said body region and said major surface such that the impurity concentration of said portion of said body region is substantially reduced so as to decrease the gate threshold voltage of said trench gate.
- 14. The method of forming a semiconductor structure as; set forth in claim 13 wherein step (d) is performed prior to step (c).
- 15. The method of forming a semiconductor structure as set forth in claim 13 wherein step (d) includes ion implanting material of said second conductivity type in said body region at a predetermined distance from said source region.
- 16. The method for forming a semiconductor structure as set forth in claim 15 wherein step (d) further including diffusing said compensated portion of said body region in said body region.
- 17. The method of forming a semiconductor structure as set forth in claim 13 wherein step (d) includes successive substeps of ion implanting material of said second conductivity type in said body region at predetermined distances from said source region.
- 18. The method of forming a semiconductor structure as; set forth in claim 17 further including the substep of filling said at least one trench with N-type material.
- 19. The method of forming a semiconductor structure as set forth in claim 18 wherein step (b) includes the substeps of ion implanting material of said body region in said substrate and thereafter diffusing material of said body region in said substrate.
- 20. The method of forming a semiconductor structure as set forth in claim 19 wherein step (c) includes the substeps of ion implanting material of said source region in said substrate and thereafter diffusing material of said source region in said body region.
- 21. The method of forming a semiconductor structure as set forth in claim 19 wherein step (d) includes the substep of diffusing the compensated portion of said body region in said body region and wherein the diffusing of said source region and the diffusing of said compensated portion of said body region are performed simultaneously.
- 22. The method of forming a semiconductor structure as set forth in claim 21 wherein step (a) includes the substeps of providing a base substrate of said second conductivity type and forming an epitaxial layer of said second conductivity type above said base substrate.
- 23. The method of forming a semiconductor structure as set forth in claim 22 wherein said first conductivity type is of N-type and said second conductivity is of P-type.
- 24. The method of forming a semiconductor structure as set forth in claim 23 wherein the implanting material in step (d) is boron.
- 25. A method of forming a semiconductor structure having a gate with a gate threshold voltage, said method comprising the steps of:
 - (a) providing a substrate having a major surface;
 - (b) forming at least one trench in said substrate extending from said major surface;

5,907,776

11

Case 3:07-cv-02638-JSW

- (c) forming a body region of a first conductivity type in said substrate to a diffusion boundary extending from said major surface;
- (d) forming a source region of a second conductivity type in said body layer extending from said major surface;
- (e) compensating a portion of said body region by implanting material of said second conductivity type in said body region adjacent to said source region and spaced from said diffusion boundary of said body layer and said major surface such that the conductivity of said portion of said body region is substantially reduced so as to decrease the gate threshold voltage of said gate.
- 26. The method of forming a semiconductor structure as set forth in claim 25 wherein step (b) includes the substep of

12

lining said trenches with insulating material and followed by another substep of filing said trenches with conductive material.

27. The method of forming a semiconductor structure as set forth in claim 26 wherein said conductive material is a N-type material.

28. The method of forming a semiconductor structure as set forth in claim 25 wherein step (e) includes ion implanting material of said second conductivity type in said body region at a predetermined distance from said source region.

29. The method of forming a semiconductor structure as set forth in claim 25 wherein step (e) includes successive substeps of ion implanting material of said second conductivity type in said body region at predetermined distances from said source region.

* * * * *